Jelspan Data

iES-8 Ruggedized Ethernet Switch

Highlights

- (8) Tri-Speed Ports w/ Layer 2/3 Switch Management
- IRIG-A/B/G Time Code Generator
- (1) IRIG DC Input, (2) IRIG DC/1PPS Outputs &
- (2) IRIG AM Outputs
- (1-4) Hardware IEEE-1588v2 Clocks

Overview

The iES-8 integrated Ethernet Switch, is a rugged 8 port layer 2/3 managed gigabit Ethernet switch with end node timing for demanding environments on airborne, shipboard & ground vehicles.

iES-8 contains a hardware based IEEE-1588v2 time engine with (4) independent clocks which can be setup as ordinary, boundary, peer to peer transparent or end to end transparent, master only, slave only & one or two step clock. A Grand Master clock capability is available on the iES-12 & iES-16. The hardware timer in the MAC, provides (20) nanosecond accuracy & (4) nanosecond resolution.

The iES-8 contains a Content-Aware Packet Processor for wire speed packet inspection of advanced VLAN & QoS classifications/manipulations, IP source guarding, & security features. These are just a few of the types of inspections which can be performed. Selected ingress traffic can be applied across the iES-8 or per port. There are several methods of configuring traffic filtering, port use limit control, VLAN/MAC address, packet/rate limiters, port based & frame type.

Telspan Dat	a				integ	rated Ethe		
✓ Configuration → System	PTP Clock's Confi	iguration						tel
 Green Ethernet Thermal Protection 	Local Clock Current							
Ports	PTP T		Adjustment method			S Configuration	• N	Ion-Blocking W
 Security Aggregation 								
Link OAM	Clock Default DataS		s Clock Identity	Dom Clock O	uality Pri1	Pri2 Protoco		for All F
 Loop Protection Spanning Tree 	0 Ord-Bou		30:2d:e8:ff:fe:11:12:3	· `	wn Va:65535 128	128 Ethernet		
► IPMC Profile	Clock Current Data	Sot	Filter Para	neters				4K VLAN
■ MVR ▶ IPMC	stpRm Offset Fro							
▶ LLDP	0 0.000,0	000,000 0.000,000,	000 6	1 2				 8K L2 Mult
SyncE EPS	Clock Parent DataS							Port Mirr
MEP	Parent Port Identit 30:2d:e8:ff:fe:11:12:3				nd Master Clock (• POIL WIIII
 ERPS MAC Table 			0 30:20:	e8:ff:fe:11:12:34 CI:2	251 Ac:Unknwn Va:6	5535 128 1		 CLI, Web G
VLAN Translation	Clock Time Propert		Trac Freg Trac p	p Time Scale Time S	Source			
 VLANs Private VLANs 			e T False T	True T 16				
VCL	Servo Parameters							
 Voice VLAN Ethernet Services 	Display P-enable	e I-enable D-enable	'P' constant 'I' cons	tant 'D' constant		1000		
▶ QoS	False True T	True True True	3 80					
Mirroring UPnP	Unicast Slave Confi							
• PTP	Index Duration		t CommSta	100	filler.			
 sFlow ▶ FPGA 		0.0.0.0 0	IDLE		Contractor Constan	water and the state of the stat		
- Monitor		0.0.0.0 0	IDLE	little A	Concession		r∈ ⊕ _{J2}	
 System Green Ethernet 	_	0.0.0.0 0	IDLE		1	STS STS		
 Thermal Protection 		0.0.0.0 0	IDL	In the	1000	0 ¹ .13		
✓ Ports ■ State	4 100 1	0.0.0.0			6 100			
 Traffic Overview OoS Statistics 	Save Reset		પ		· ///			
 QCL Status 				THUR IN THE STREET S			10 4	
 Detailed Statistics Link OAM 					0 0			No Co
						•		

Specifications @ elspandata.com/iES8

- Non-Blocking Wire Speed Performance for All Frame Sizes Up to 9.6KB
 - 4K VLAN's, 256 Filtering Policies
 - 8K L2 Multicast Groups Addresses
 - Port Mirroring, Link Aggregation
 - CLI, Web GUI or SNMP Command, Control & Monitoring
 - RS-232 COM Port



Highlight Specifications



28VDC MIL-STD-704A



Width 5.17" Length 7.15" Height 2"



MIL-STD-810F Shock/Vibe/ Gun Fire/Sand Rain/+ More



3 Pounds



-40C to +75C MIL-STD-810F





(8) 10/100/1000 Ethernet Ports

Layer 2/3 Managed

IRIG A/B/G 1PPS, DC & AM IEEE-1588v2 Master, Slave



RS-232

Full Specifications @ telspandata.com/iES8